8000

#

pll

Here are 76 public repositories matching this topic...

Roman- / pll_recognition_trainer

Customizable Keyboard-driven PLL recognition trainer

speedcubing pll

Updated May 24, 2025
Vue

tejokrishna10 / pll-design-osu-180nm

This repository presents design of on-chip clock multiplier(8X PLL) using open source EDA tool OSU 180nm technology node

project pll chip-clock-multiplier 180nm

Updated Oct 20, 2021

Yongxiang-Guo / ADF4351_PLL

Using ADF4351/PLL to get the frequency you want by STM32F103 !

stm32f103 pll adf4351

Updated Aug 4, 2019
C

sascha-kirch / Bit_Error_Tester

This project implements a bit 10000 error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver compares the internally delayed transmitted signals with received signal and counts up an error counter if their logic levels differ.

fpga verilog prbs-generator pll bit-error-rate clock-generator

Updated Jun 2, 2022
Verilog

NightIsDark / RFFC

RFFC2071 C8051F330

pll rffc2071

Updated Jun 18, 2018
C

Enanter / ADPLL

All Digital Phase-Locked Loop

systemverilog pll

Updated May 22, 2023
Tcl

junon10 / saa1057-stereo-pll

SAA1057 Stereo PLL Controller

stereo fm mikroc 16f628a pll fm-transmitter pll-controller saa1057 mikroc-pro-for-pic

Updated Mar 5, 2025
Assembly

afzalamu / Design-of-Phase-locked-loop-for-2.4-GHz-frequency-in-180nm-Technology

Design of Phase locked loop for 2.4 GHz frequency in 180nm Technology

pll analog-circuit-design phaselockedloop

Updated Apr 28, 2025
AGS Script

cracked-machine / GuitarPLLSynthEffect

Guitar triggered PLL Synth effect

audio guitar synth fx stompbox pll

Updated Mar 12, 2023

aieask / vsd_pll

8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving an 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.

open-source design magic asic gds open-source-project ic open-source-hardware ngspice pll analog-design rtl2gds clock-multiplier google-skywater-pdk charge-pum voltage-controlled-oscillator

Updated Jul 21, 2022

lmartorella / lm7001_si470_bridge

LM7001 to Si4703 FM tuner bridge

repair pioneer xc8 pll fm-radio microchip-pic si4703

Updated Jan 5, 2020
Makefile

charkster / adc_block_ram_spi_top

Xilinx Artix-7 FPGA design using block ram, XADC and a SPI slave (SCARF). The block ram is dual port and can be written by either SPI or XADC samples, and only read by SPI.

raspberry-pi fpga spi pll xadc block-ram cmod-a7

Updated Oct 22, 2022
SystemVerilog

pavelmc / Si5351mcu

Arduino Si5351 library tuned for size and click free.

homebrew arduino dds hamradio si5351 vfo bitx20 click-free pll co7wt

Updated Mar 22, 2022
C++

americodias / sca_pll

PLL Simulator in SystemC-AMS

systemc pll systemc-ams

Updated Jun 2, 2023
C++

sv1onw / Si5351_OLED_DFS_CW

Modified version of Si5351_OLED_DFS for simple CW TX use or DC receiver.

frequency digital display ham-radio synthesizer oled transmitter cw pll si5351a

Updated Mar 28, 2019
C++

saiakarsh193 / PyCube-Solver

Rubik's cube solver using CFOP

python parser f2l rubiks-cube cfop pll rubiks-cube-scrambler rubiks-cube-solver rubiks-cube-simulator oll

Updated Dec 5, 2021
Python

smonteillet / pll-trainer

Train your PLL skills on Rubik's cube with this groovy script

groovy rubiks-cube scramble groovy-script cfop pll rubiks-cube-scrambler rubiks

Updated Apr 26, 2018
Groovy

merledu / jigsaw

A platform containing useful peripherals implemented in Chisel that can be attached together to complete the puzzle (SoC).

gpio chisel3 sram peripherals soc spi-flash uart-protocol pll chisel-generator spi-protocol

Updated Nov 20, 2024
Scala

afch / DDS-AD9915-Arduino-Shield

Firmware (Sketch) for Arduino MEGA DDS (Direct Digital Synthesis) Analog Devices AD9915 Arduino Shield by GRA & AFCH

arduino generator transmitter oscillator low-noise pll tranceiver direct-digital-synthesis ad9914 ad9915

Updated Feb 27, 2023

adityark2603 / Design-of-Phase-Locked-Loop

Design of Phase-Locked-Loop using 45nm technology on Cadence Virtuoso tool

cadence-virtuoso pll vco pfd analog-circuit-design

Updated Oct 30, 2025

Improve this page

Add a description, image, and links to the pll topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the pll topic, visit your repo's landing page and select "manage topics."

0