verilator / verilator
Verilator open-source SystemVerilog simulator and lint system
8000
See what the GitHub community is most excited about this week.
Verilator open-source SystemVerilog simulator and lint system
OpenTitan: Open source silicon root of trust
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Common SystemVerilog components
A minimal GPU design in Verilog to learn how GPUs work from the ground up