verilator / verilator
Verilator open-source SystemVerilog simulator and lint system
8000
See what the GitHub community is most excited about this month.
Verilator open-source SystemVerilog simulator and lint system
Common SystemVerilog components
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
A minimal GPU design in Verilog to learn how GPUs work from the ground up
HW Design Collateral for Caliptra RoT IP
OpenTitan: Open source silicon root of trust
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.