FFFF
Skip to content
View f-picciau's full-sized avatar

Block or report f-picciau

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RV32I-5Stage-CPU-Design RV32I-5Stage-CPU-Design Public

    A 32-bit RISC-V processor (RV32I) with a 5-stage pipeline, written in SystemVerilog.

    SystemVerilog 1

0