RTL implementation of a performance/area optimized bfloat16 adder and multiplication.
-
Updated
Mar 28, 2026 - Verilog
8000
RTL implementation of a performance/area optimized bfloat16 adder and multiplication.
Add a description, image, and links to the bf16 topic page so that developers can more easily learn about it.
To associate your repository with the bf16 topic, visit your repo's landing page and select "manage topics."