We are currently receiving an exceptionally high volume of support and data correction requests from the community. While we are grateful and happy to process all incoming emails, please assume that it will currently take us at least 8 weeks, if not more, to read and address your request. Most importantly, please refrain from sending your request multiple times. This will not speed up the process and will only complicate and extend the time required to address your issue. Thank you for your understanding.

default search action

combined dblp search
author search
venue search
publication search

ask others

Zhenxue He

◀ ▶ joint publications with Li Ruan

> Home > Persons > Zhenxue He

Publications

2019
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/fcsc/HeXGRHLZZLW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fcsc/HeXGRHLZZLW19
Zhenxue He, Limin Xiao, Fei Gu, Li Ruan, Zhisheng Huo, Mingzhe Li, Mingfa Zhu, Longbing Zhang, Rui Liu, Xiang Wang:
EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model. Frontiers Comput. Sci. 13(5): 1102-1115 (2019)
2017
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/fcsc/HeXGXSHZZRW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fcsc/HeXGXSHZZRW17
Zhenxue He, Limin Xiao, Fei Gu, Tongsheng Xia, Shubin Su, Zhisheng Huo, Rong Zhang, Longbing Zhang, Li Ruan, Xiang Wang:
An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits. Frontiers Comput. Sci. 11(4): 728-742 (2017)
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jcst/HeXRGHQZZLW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/HeXRGHQZZLW17
Zhenxue He, Limin Xiao, Li Ruan, Fei Gu, Zhisheng Huo, Guangjun Qin, Mingfa Zhu, Longbing Zhang, Rui Liu, Xiang Wang:
A Power and Area Optimization Approach of Mixed Polarity Reed-Muller Expression for Incompletely Specified Boolean Functions. J. Comput. Sci. Technol. 32(2): 297-311 (2017)
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/hpcc/SuXZGRLHHYWL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpcc/SuXZGRLHHYWL17
Shubin Su, Limin Xiao, Zhoujie Zhang, Fei Gu, Li Ruan, Shupan Li, Zhenxue He, Zhisheng Huo, Baicheng Yan, Haitao Wang, Shaobo Liu:
N2DLOF: A New Local Density-Based Outlier Detection Approach for Scattered Data. HPCC/SmartCity/DSS 2017: 458-465
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/npc/HeQXGHRWZLLW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/npc/HeQXGHRWZLLW17
Zhenxue He, Guangjun Qin, Limin Xiao, Fei Gu, Zhisheng Huo, Li Ruan, Haitao Wang, Longbing Zhang, Jianbin Liu, Shaobo Liu, Xiang Wang:
An Efficient Polarity Optimization Approach for Fixed Polarity Reed-Muller Logic Circuits Based on Novel Binary Differential Evolution Algorithm. NPC 2017: 118-121
2016
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/fpt/HeXZGHZRLW16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/HeXZGHZRLW16
Zhenxue He, Limin Xiao, Longbing Zhang, Fei Gu, Zhisheng Huo, Mingfa Zhu, Li Ruan, Rui Liu, Xiang Wang:
EMA-FPRMs: An efficient minimization algorithm for fixed polarity Reed-Muller expressions. FPT 2016: 253-256
2015
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/XiaoHRZXW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/XiaoHRZXW15
Limin Xiao, Zhenxue He, Li Ruan, Rong Zhang, Tongsheng Xia, Xiang Wang:
Optimization of best polarity searching for mixed polarity reed-muller logic circuit. SoCC 2015: 275-280
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/uic/WangZWHLSRX15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/uic/WangZWHLSRX15
Xiang Wang, Rong Zhang, Weike Wang, Zhenxue He, Lin Li, Quanneng Shen, Li Ruan, Limin Xiao:
Polarity Searching for MPRM Logic Circuit Based on Improved Adaptive Genetic Algorithm. UIC/ATC/ScalCom 2015: 1354-1358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.

last updated on 2026-05-28 23:48 CEST by the dblp team

all metadata released as open data under CC0 1.0 license

see also: Terms of Use | Privacy Policy | Imprint

dblp was originally created in 1993 at:

since 2018, dblp has been operated, funded, and maintained by:

Schloss Dagstuhl - Leibniz Center for Informatics

Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.