default search action
"A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider."
Massimo Vatalaro et al. (2025)
- Massimo Vatalaro, Raffaele De Rose, Vincenzo Maccaronio, Marco Lanuzza
, Felice Crupi:
A Multi-Bit PUF Architecture Using a 2T Sub-Threshold Voltage Divider. ISCAS 2025: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.