

Optimizing Resonator Frequency Stability in Flip-Chip Architectures: A Novel Experimental Design Approach

Yuan Li,^{1,*} Tianhui Wang,^{1,*} Jingjing Hu,¹ Dengfeng Li,¹ and Shuoming An^{1,†}

¹*Tencent Quantum Laboratory, Tencent,
Shenzhen, Guangdong 518057, China*

(Dated: December 11, 2023)

Abstract

In multi-qubit superconducting systems utilizing flip-chip technology, achieving high accuracy in resonator frequencies is of paramount importance, particularly when multiple resonators share a common Purcell filter with restricted bandwidth. Nevertheless, variations in inter-chip spacing can considerably influence these frequencies. To tackle this issue, we present and experimentally validate the effectiveness of a resonator design. In our design, we etch portions of the metal on the bottom chip that faces the resonator structure on the top chip. This enhanced design substantially improves frequency stability by a factor of over 3.5 compared to the non-optimized design, as evaluated by the root mean square error of a linear fitting of the observed frequency distribution, which is intended to be linear. This advancement is crucial for successful scale-up and achievement of high-fidelity quantum operations.

INTRODUCTION

Quantum computing possesses extraordinary transformative potential across numerous fields of science and technology. Effectively harnessing an increasing number of qubits is crucial for fully realizing quantum computing’s potential, ranging from near-term applications that can provide valuable insights despite noise [1], to the ultimate achievement of fault-tolerant quantum systems that can overcome errors and deliver groundbreaking computational capabilities [2]. Superconducting qubits have emerged as one of the leading platforms [3], necessitating innovative techniques to accommodate the ever-growing qubit count [4]. One of these techniques is the flip-chip bonding, which connects two chips face-to-face via superconducting metal bumps, typically indium, due to its ductility and facile cold-welding properties. This technique is gaining increasing importance in the development of superconducting qubit chips [5–11], as it effectively addresses wiring challenges and enables the continuous expansion of qubit numbers, thereby paving the way for more advanced and powerful quantum computing systems.

In recent years, researchers have made significant progress in improving the reliability and accuracy of the flip-chip bonding technique [9, 12, 13]. However, several challenges persist, such as controlling chip spacing, ensuring chip planarity, maintaining alignment accuracy, and ensuring material compatibility [10]. Particularly, the inter-chip spacing directly affects various aspects of the device’s performance, including resonator and qubit frequencies [14], the coupling rate between quantum components [15], and the impedance of signal lines [16]. Furthermore, the off-target resonator frequency can introduce readout crosstalk [17], thereby reducing readout fidelity, or cause an additional phase error after a mid-circuit readout [18].

The inter-chip spacing typically faces three primary challenges: overall offset, relative tilt, and chip flatness. To address these challenges, several fabrication-side approaches have been developed. One such a approach is the use of silicon spacers [12], which can reduce chip tilt to approximately $11\text{ }\mu\text{rad}$. Another approach is the implementation of large indium bumps [9], which can keep deviations less than $0.5\text{ }\mu\text{m}$ for a $5\text{ }\mu\text{m}$ spacing. Additionally, incorporating a thick photoresist as hard spacers [19] can result in deviations of about $0.8\text{ }\mu\text{m}$ for a $9.6\text{ }\mu\text{m}$ spacing. These approaches aim to ensure accurate and consistent inter-chip spacings during the flip-chip bonding process. However, some imperfections still can not be fully resolved by these fabrication improvements. Such as the bow of the wafer [20], and

the hard spacer height, which may exhibit a 4% off-target deviation [12]. These imperfections can easily cause the resonator frequency of about 6.7 GHz to shift by tens of MHz, which in turn increases the readout crosstalk and affects the resonator allocation in the bandwidth of Purcell filters [21] or quantum-limited parametric amplifiers [22] within a multi-qubit architecture. As the scale of qubit systems continues to grow, further optimization from the design aspect is still necessary to maintain precise control over the inter-chip spacing.


In this work, we present and evaluate a design-side approach aimed at mitigating the impact of the inter-chip spacing variability on the frequency of resonators in flip-chip configurations, as concurrently proposed in theory by Li *et al.* [23]. Our design includes a robust resonator that can withstand a substantial range of inter-chip spacing fluctuations. To validate the effectiveness of our design, we performed experimental tests on an intentionally tilted large-scale flip-chip setup. Our results reveal that we can maintain a precise resonator frequency even with significant inter-chip spacing variations, thereby laying the groundwork for large-scale, high-performance quantum computing chips [24].

RESULTS


Purcell Filter Design Considerations

The flip-chip under investigation is illustrated in Fig. 1(a). The chip is fabricated using a sapphire substrate, on which an aluminum film is deposited and subsequently etched to form a specific circuit pattern. For details on the fabrication procedure, see Appendix C. In this chip, 12 quarter-wavelength resonators on the top chip are coupled to a single common Purcell filter [21] situated on the bottom chip. And a total of 15 filters with specific resonator designs are reflectively connected to the readout lines, as illustrated in Fig. 1(b). To accommodate an growing number of qubits and resonators with limited readout channels, it is essential to maximize the number of resonators coupled to a single common filter. In the calculations presented in Appendix A, we demonstrate that the filter bandwidth κ_f should be smaller to achieve a higher Purcell limitation of the qubit lifetime. Thus, to maintain a long qubit lifetime in a large-scale qubit chip with filters, the frequency step of the resonators coupled to a shared common Purcell filter should be minimized. However, reducing the frequency step of resonators with relatively large frequency uncertainty might result

(a)



(b)



(c)




FIG. 1. **Overview of the large-scale flip-chip under our investigation.** (a) Photograph of the flip-chip wire-bonded to a PCB. This chip features 12 resonators connected to a single shared Purcell filter, with a total of 15 filters linked reflectively to the readout lines. The red box (one column) encompasses a single common Purcell filter and 12 resonator-qubit units. Within each column, all 12 resonators possess identical etched length, as illustrated in Fig. 2(a). (b) Circuit schematic of the common Purcell filter. The qubit frequency ω_q is set to about $2\pi \times 5$ GHz and the filter frequency is $\omega_f/2\pi = 6.7$ GHz. The resonator-filter coupling, g_{rf} , is chosen to ensure that the resonator damping rate, κ_r , remains constant at $2\pi \times 2$ MHz. To optimize the signal-noise ratio of the readout signal, we ensure that κ_r is approximately double the cross-Kerr nonlinearity, 2χ . In turn, this ratio is governed by the qubit-resonator coupling g_{qr} . And κ_f represents the bandwidth of filters. (c) Purcell limitations for various configurations. The step indicates the frequency step of resonators. The x-axis displays the detuning between the resonator and filter, given by $\Delta_{rf} = \omega_r - \omega_f$. The Purcell limitation is higher for filters with narrower bandwidths and resonators with smaller frequency steps.

in frequency crowding issues. Therefore, it is crucial to address the frequency uncertainty caused by the flip bonding process.

In the chip we examined, the resonator frequency step is approximately 30 MHz, and the filter bandwidth is set to 600 MHz to prevent frequency misalignment between the filter and resonators. Under these conditions, the lowest estimated Purcell limitation is around $400\ \mu\text{s}$, as the green curve shown in Fig. 1, which could be improved in the future by employing a narrower bandwidth filter. In the subsequent section, we will present an innovative design to address the frequency uncertainty arising from the flip bonding process.

Resonator Design and Simulation

The schematic of each individual resonator and its corresponding top and bottom chip is shown in Fig. 2. The upper part of the Fig. 2(a) is a top-view diagram, where the blue (pink) part represents the etched part of bottom (top) chip. The resonator and filter are located on the top and bottom chips, respectively, and are coupled to each other. The lower part of Fig. 2(a) shows a cross-section diagram. In the unoptimized metal-facing flip-chip design, the resonator frequency is highly sensitive to variations in the inter-chip spacing h . In contrast to the metal-facing design, we carried out additional etching of the aluminum film facing the resonator on the bottom chip with a specific length. This approach results in the resonator frequency displaying opposite responses to changes in inter-chip spacings between metal-facing and dielectric-facing configurations [23]. By partially removing the metal layer facing the resonator, we can effectively mitigate the impact of chip spacing variations on frequency, leading to a frequency robust design. Leveraging this mechanism, we designed multiple sets of resonators with differing metal etching lengths. Within each set, resonators with the same etching length are designed to couple to a common filter, with their frequencies evenly distributed within the working bandwidth of the filter. For additional theoretical analysis and calculations, please refer to Appendix F.

Fig. 2(b) presents the electromagnetic simulation results of the resonator design. We set the reference distance for the inter-chip spacing h as $9\ \mu\text{m}$ and display the percentage change in frequency relative to the reference frequency at $h=9\ \mu\text{m}$. We compare the frequency response of different etching lengths to the h variation. As shown in the figure, when the design is not optimized, a $0.8\ \mu\text{m}$ fluctuation around $9\ \mu\text{m}$ in chip spacing results in a 70 MHz




FIG. 2. **Schematic of our flip-chip design and the resonator frequency simulation results.** (a) Top-view and cross-section of our flip-chip design. The chips utilize sapphire as the substrate, which is coated with an aluminum film. In the top-view diagram, the blue (pink) area represents the etched portion of the bottom (top) chip, while the aluminum part appears transparent. In the cross-section diagram, we etch away part of the aluminum film in the region of the bottom chip facing the resonator, exposing the sapphire substrate (dielectric-facing), while the remaining area retains the complete aluminum film (metal-facing). The inter-chip spacing between the top and bottom chips is denoted as h . The region of aluminum film removal is controlled by the “etched length,” as depicted in the top-view diagram. (b) Dependence of resonator frequencies on inter-chip spacings as determined by electromagnetic simulation. The x-axis displays the inter-chip spacing h , using $9\mu\text{m}$ as the reference. The y-axis represents the percentage of frequency change for resonators with varying h , relative to the reference frequencies at $h=9\mu\text{m}$. Various curves illustrate different etched lengths. It is worth noting that for different etched lengths, the reference frequency at $h=9\mu\text{m}$ also exhibits minor variations but is designed to remain approximately 6.5 GHz. The results show that dielectric-facing and metal-facing have opposing effects on resonator frequency when h deviates from the reference value, and equilibrium is achieved when the etched length is set to $330\mu\text{m}$.

frequency fluctuation of the resonator. Considering that the resonator frequency step is only 30 MHz and the working bandwidth of our filter is designed to be several hundreds of MHz,

such fluctuations can cause significant crosstalk between different resonators. As anticipated, partially removing the metal layer opposite the resonator, especially when the etching length reaches an optimal value, leads to a substantial reduction in the variations in the resonator frequency caused by fluctuations in chip spacings. Our flip-chip characterization further verifies this result.

Chip Spacing Characterization

To assess the spacing between the top and bottom chips, we utilized a stylus profilometer (Dektak XT). This device directly measures the distance from the top surface of the upper chip to the top surface of the lower chip. By subtracting the thickness of the top chip, as determined by the profilometer data, we were able to calculate the spacing between the two chips. The top chip was made from double-polished sapphire, and its thickness, which was found to be uniformly distributed at $430 \pm 1 \mu\text{m}$ across the entire chip, was measured using a Scanning Electron Microscope (SEM). For more detailed measurement information, please refer to Appendix E. For a more intuitive representation of the data, we used the upper surface of the bottom chip as the reference plane and extracted the position range of the resonators, resulting in the data shown in Fig. 3(a). The chip has a spacing of $9.6 \pm 2.2 \mu\text{m}$ progressively increases from the top left to the bottom right and the tilt angle between the top and bottom chips is estimated to be around $219 \mu\text{rad}$.

The distribution of inter-chip spacings for each column of resonators with different etched lengths is illustrated in Fig. 3(b). To ensure similar variations in spacings for each column, we deliberately controlled the fabrication process. Furthermore, we randomized the order of columns with different etched lengths, ensuring that the measured chip frequency distribution is directly related to the etched length and not the specific inter-chip spacing.

Fig. 3(c) presents the frequency distribution of the seven even-numbered columns, which have identical designs and include resonators with zero etched length. These columns are used to characterize the inter-chip spacing fluctuations throughout the entire chip. The same color line represents each column, and the intended frequency difference between adjacent resonators is 30 MHz. In an ideal scenario, these lines would be linear; however, in practice, a noticeable curvature is observed. Each row of resonators is designed to have the same frequency, and ideally, the lines within the same row should be horizontal and straight.




FIG. 3. **Measured chip spacings and resonator frequency distribution in the full metal-facing design.** (a) Profilometer diagram of chip spacing distribution. In the X direction, the entire chip is divided into 15 columns, while in the Y direction, it is divided into 12 rows. Each grid-enclosed sub-area contains the footprint of a single resonator. In the X direction, eight groups of resonators with varying etched lengths are arranged in odd-numbered columns, while seven groups of resonators with zero etched length are positioned in even-numbered columns for comparison. In the Y direction, the first ten resonators of each group are designed with the same frequency step and will be utilized to evaluate the performance of the resonator design. (b) Inter-chip spacing distribution for each column measured in room temperature. Each data point represents the mean value of the spacing for different resonators within each column, with the bars indicating the range of spacing distribution, which is similar across various columns. (c) The measured resonator frequency distribution for even-numbered columns. Since all seven columns share the same design, their frequencies are used to characterize inter-chip spacing fluctuations. Ideally, all these lines should exhibit uniform linearity. The gray solid line provides a horizontal comparison of the frequencies for the fourth resonators in each even-numbered column and should maintain a horizontal orientation. As observed in the figure, the frequency distribution is significantly affected by the tilted spacing of the flip-chip.

Nevertheless, a certain degree of inclination is present in reality. The curved lines depicted in the figure signify that the resonant frequency substantially deviates from the design value due to the inter-chip spacing tilt.

Resonator Optimization Results

Ideally, as each column is designed to maintain a consistent frequency step for the first ten resonators, their frequencies should display a uniformly linear distribution. However, due to varying inter-chip spacings among different resonators, this linear characteristic is distorted. Enhanced linearity implies maximizing the utilization of the filter bandwidth, prompting us to optimize the resonator etch length to minimize the frequency congestion. We measure the reflected signal from the resonator using a vector network analyzer (VNA) and obtain the resonator frequency through fitting, as described in Ref. [25]. All the measured data points in Fig. 4(a,b) are the average of 30 measurements with -140 dBm input power at the chip. The VNA bandwidth is set to be 5 kHz. To assess the performance of our design optimization, we present the linear fittings (obtained using the least squares method) based on the experimentally measured resonator frequency data, as shown in Fig. 4(a,b). We then compare the linearity of the frequency distribution for each column using the root mean square error (RMSE), defined as $\text{RMSE} = \sqrt{\frac{1}{n} \sum_{i=1}^n (y_i - \hat{y}_i)^2}$, where $(y_i - \hat{y}_i)^2$ represents the squared difference between the observed value y_i and the predicted value \hat{y}_i for each data point i , and n is the total number of data points.

We employ RMSE as a measure of the linearity of the resonator frequency distribution, with smaller values being more favorable. A comparison of the RMSE for various etching proportions can be found in Fig. 4(c). Notably, the linearity of the optimized partial dielectric-facing design has improved by a factor of more than 3.5 compared to the metal-facing design. The theoretically optimal etched length of $330 \mu\text{m}$ is not presented due to fabrication damage on the filter. Furthermore, we exclude the last two resonators in each column from our analysis, as they are designed with different shapes.

As shown in Fig. 4(d), we utilize the slope of the linear fitting to represent the mean frequency step. The dashed lines represent the simulated design target frequency steps. We find that, when the etched length is $290 \mu\text{m}$, the off-target error of the measured frequency step relative to the design value has been optimized to less than $1/5$ of the original metal-




FIG. 4. Comparison of Resonator Frequency Measurements Across Different Etching Lengths. (a, b) The measured resonator frequencies (blue points) and their corresponding linear fittings (red lines) are shown for resonators with etched lengths of 0 μm and 290 μm , respectively. The error bars are relatively small and not clearly visible. The subplots illustrate the phase response of the reflection coefficient S_{11} , which is used to determine the resonator frequencies. RMSE, or Root Mean Square Error, represents the square root of the average squared discrepancies between the predicted and actual values. It will be used to assess the linearity of the frequency distribution of the resonator frequencies with various etched lengths. (c) RMSE of the measured resonator frequencies for all resonators with differing etched lengths. Notably, the design incorporating a 290 μm etched length demonstrates that the fluctuation of resonator frequencies is small when considering variations in inter-chip spacings. (d) Comparison of the average resonator frequency steps, as measured by the slopes of the linear fittings. The complete experimental data of the resonator frequency can be found in Appendix D. The blue and red dashed lines represent the target resonator frequency steps for etched lengths of 0 μm and 290 μm , respectively, as determined from electromagnetic simulations with an inter-chip spacing of 9 μm . It is evident that the off-target error of the frequency steps for the 290 μm design is substantially smaller compared to the unoptimized 0 μm design.

facing design. Our experimental results confirm that the partial dielectric-facing design maintains precise resonator frequency control despite the chip spacing fluctuations depicted in Fig. 3(a).

DISCUSSION

We have shown that the new resonator design can improve the accuracy of the resonator frequency target in the flip-chip architecture. However, we also discovered that achieving optimal results requires etching a large area of the bottom chip metal. This etched area accommodates a mode with a specific frequency and loss. In the optimized design, the etched length is long, the additional mode frequency is low, and the etched area is close to the filter, which is capacitively coupled to the 50Ω environment. It is crucial to investigate whether this additional mode will cause significant leakage of the qubit.

In the designed resonator with an etched length of $330\text{ }\mu\text{m}$, the simulated additional mode frequency is $\omega_{\text{etch}}/2\pi = 14.8\text{ GHz}$. Based on the 50Ω impedance boundary condition of the filter, the coupling quality factor Q_c of this mode to the environment is approximately 14000. The coupling strength between the qubit and the additional mode, $g_{q-\text{etch}}/2\pi$, is estimated to be 96 MHz using the EPR method [26]. With these parameters and considering a 5 GHz qubit, the Purcell limit through this additional mode is estimated to be approximately 14.5 ms, which can be safely ignored. In our experiments, we have also tested 18 qubits with lifetimes ranging from $17.2\text{ }\mu\text{s}$ to $106.7\text{ }\mu\text{s}$ and an average of $52.6\text{ }\mu\text{s}$. These results are consistent with the current manufacturing standards for aluminum film flip-chip. Therefore, the new resonator design does not compromise the qubit coherence.

CONCLUSION

In conclusion, we have presented an innovative resonator design within the flip-chip architecture that maintains frequency stability despite inter-chip spacing fluctuations. This development signifies a considerable advancement towards improving the performance of multi-qubit structures. The same principle can be extended to other quantum components based on the coplanar-waveguide (CPW) resonator structure within the flip-chip architecture, such as the Purcell filter and the qubit coupling bus [27]. Additionally, it can be

applied beyond the field of superconducting qubits, for instance, in potential applications within the quantum dot system featuring the flip-chip architecture [28, 29].

APPENDIX

Appendix A: Purcell Limitation

Here, we present comprehensive calculations of the Purcell limitation as a complement to the theoretical study in reference [30]. We begin with a qubit-resonator combined system that does not include a Purcell filter. Within the one-excitation subspace of the Hilbert space, the Hamiltonian of this combined system can be represented as:

$$H_{\text{qr}} = \begin{pmatrix} \omega_{\text{q}} & g_{\text{qr}} \\ g_{\text{qr}}^* & \omega_{\text{r}} - i\kappa_{\text{r}}/2 \end{pmatrix}, \quad (1)$$

where $\omega_{\text{q}} = 2\pi \times 5 \text{ GHz}$ denotes the qubit frequency, $\omega_{\text{r}} = 2\pi \times 6.7 \text{ GHz}$ represents the resonator frequency, g_{qr} indicates the coupling strength between the qubit and the resonator, and $\kappa_{\text{r}} = 2\pi \times 2 \text{ MHz}$ signifies the dissipation rate to the environment.

To achieve a high signal-to-noise ratio for the readout signal, we set κ_{r} equal to twice the cross-Kerr nonlinearity, 2χ , where $\chi \simeq -g_{\text{qr}}^2/(\Delta_{\text{qr}} + \Delta_{\text{qr}}^2/\eta)$ [24], $\Delta_{\text{qr}} = \omega_{\text{q}} - \omega_{\text{r}}$ represents the detuning between the qubit and the resonator, and $\eta = -2\pi \times 270 \text{ MHz}$ denotes the self-Kerr nonlinearity of the qubit. Under this constraint, we can easily obtain $g_{\text{qr}} = 2\pi \times 111.37 \text{ MHz}$. Once all parameters are determined, we can diagonalize Eq. 1 and obtain the complex qubit mode eigenfrequency $\tilde{\omega}_{\text{q}}$. The Purcell limitation of the qubit can then be calculated as $T_1 = 1/(-2\text{Im}(\tilde{\omega}_{\text{q}})) \simeq 18.78 \mu\text{s}$. It is evident that, without a Purcell filter, the qubit coherence would be significantly affected by leakage into the environment through the resonator.

In the same way, we can calculate the Purcell limitation after adding the Purcell filter, which is a lossy resonator. The Hamiltonian of the qubit-resonator-filter combined system can be represented as:

$$H_{\text{qrf}} = \begin{pmatrix} \omega_{\text{q}} & g_{\text{qr}} & 0 \\ g_{\text{qr}}^* & \omega_{\text{r}} & g_{\text{rf}} \\ 0 & g_{\text{rf}}^* & \omega_{\text{f}} - i\kappa_{\text{f}}/2 \end{pmatrix}, \quad (2)$$

where $\omega_{\text{f}} = 2\pi \times 6.7 \text{ GHz}$ denotes the filter frequency, κ_{f} is the coupling strength between the filter and the environment, and g_{rf} indicates the resonator-filter coupling strength. In

the calculation, we first assume a filter bandwidth κ_f . Then, we diagonalize H_{qrf} , obtain the complex resonator mode eigenfrequency \tilde{w}_r , and find g_{rf} by setting $-2\text{Im}(\tilde{w}_r) = \kappa_r = 2\pi \times 2 \text{ MHz}$. Once g_{rf} is determined and since g_{qr} is already known, we can quickly find \tilde{w}_q , and thus the Purcell limit of qubit coherence, given by $T_1 = 1/(-2\text{Im}(\tilde{w}_q))$.

To determine the optimal parameters for the filter and resonators, we initially set the damping rate of the resonators $\kappa_r = 2\pi \times 2 \text{ MHz}$ and the frequency of the filter $\omega_f = 2\pi \times 6.7 \text{ GHz}$. We then explore various filter bandwidths κ_f to evaluate the Purcell limitations of the qubit mode lifetimes for resonators with different linear frequency differences, as indicated by ‘step’ in Fig. 1(c). For each configuration, we consider 14 resonators, and their detuning to the filter $\Delta_{\text{rf}} = \omega_r - \omega_f$ is displayed as the x-axis of Fig. 1(c). As evident in Fig. 1(c), the Purcell limitation is higher for filters with narrower bandwidths and resonators with smaller frequency steps.

Appendix B: Experimental Setup

We mount the 180-resonator flip-chip at the base plate of a dilution refrigerator and connect it to the control electronics setup located at room temperature, as shown in Fig. 5. Lines for XY control (black), readout input (green), and readout output (red) are configured with the indicated microwave components for signal conditioning. The readout input/output lines are connected to a VNA to determine the resonator frequencies.

Appendix C: Fabrication

The flip-chip is divided into two parts: the top chip (25 mm by 10 mm) and the bottom chip (30 mm by 13 mm). The readout resonator is located on the top chip, while the Purcell filter and readout transmission line are situated on the bottom chip. The top and bottom chips are connected by indium bumps, providing both mechanical support and electrical connection. To prevent the indium bumps from interdiffusing with the underlying aluminum metal and forming brittle intermetallic compounds, a layer of niobium serves as an under bump metal (UBM) layer between the indium bumps and aluminum. To facilitate the measurement of the spacing between the top and bottom chips, the top chip employs double-polished sapphire, and the bottom chip uses single-polished sapphire. First, we employ the




FIG. 5. **Full wiring diagram for the experimental setup of the tested chip.** The experimental schematic consists of three unique signal channel types: 24 black XY channels, 12 green input, and 12 red output readout channels. The XY and readout signals interface with room temperature electronics through an array of components such as filters, attenuators, and circulators. On the room temperature side of the output line, a 40 dB microwave amplifier is positioned, which is not depicted in this illustration.

e-beam method to deposit aluminum with a background vacuum of E-9 torr. Second, we utilize ultraviolet exposure to define the resonators on the top chip and the transmission lines on the bottom chip. Then, we apply wet etching type A (TRANSENE COMPANY, INC.) to transfer the pattern to the underlying metal. Third, we expose the UBM layer pattern on the double-layer resist of LOR (MicroChem) and S1805 (DOW), deposit niobium by magnetron sputtering, and obtain the required UBM structure using a stripping process. Fourth, we fabricate full-coverage and discrete air bridges on the bottom chip. For full-coverage air bridges, we use periodic opening windows to achieve stable support and effective degumming. Fifth, we expose the negative resist on the top and bottom chips, deposit $9\mu\text{m}$ of indium by thermal evaporation, and obtain indium solder bumps using a stripping method. Sixth, we employ a dicing machine to cut the crystal grains. Finally, we flip the top chip, use an inverted soldering machine (SET, FC150) to adjust the parallelism and planar alignment of

the top and bottom chips, and press the top and bottom chips together at room temperature with a pressure of 2 kg. After press-welding, the chip is wire-bonded onto a PCB board and enclosed in an aluminum sample box.

Appendix D: More Experiment Data




FIG. 6. All resonator frequency measured from the experiment. The subplots display the full set of experimentally measured resonator frequencies for different etched lengths, ranging from 0 μm to 290 μm . The red lines represent the corresponding fitted lines, and the inset shows the corresponding S_{11} plot.

Appendix E: SEM Measurement

The height data acquired by the profilometer represents the sum of the top chip's thickness and the inter-chip spacing. Hence, precise measurement of the top chip's thickness is crucial for determining the inter-chip spacing. After completing the low-temperature measurements, we employed SEM (ZEISS, Gemin) to assess the thickness at various positions of the top chip. The results revealed a highly uniform thickness of 430 μm , as depicted in Fig. 7(c,d).




FIG. 7. **SEM micrograph of the flip-bonding device.** Thickness measurements of the top chip at the upper-left edge (a) and upper-right edge (b). Inter-chip spacings measurements at the upper-left edge (c) and upper-right edge (d).

Moreover, we directly inspected the inter-chip spacing between the top and bottom chips using SEM. Due to the disparity in height between the edges of the top and bottom chips, simultaneous clear capture by SEM was challenging. To prevent the bottom chip's circuit structures from obscuring the top chip, we deliberately tilted the sample by 1 degree, resulting in a measurement error of approximately a hundred nanometers. The inter-chip spacing at various positions is depicted in Fig. 7(a,b). SEM results showed a spacing difference of $3.57\text{ }\mu\text{m}$ between the top left and top right corners of the chip, aligning with the height difference of $3.26\text{ }\mu\text{m}$ measured by the profilometer. This cross-validation suggests that the method of using a profilometer to measure the inter-chip spacing and SEM to measure the top wafer's thickness, thereby determining the spacing distribution, is reliable.




FIG. 8. **Analysis of the impact of dielectric-facing and metal-facing on the resonator frequency.** (a) Capacitance and inductance dependence on inter-chip spacings for metal- and dielectric-facing configurations. (b) Theoretical predictions of resonator frequency for different etching ratios. Each curve shares the same effective length of 4.5 mm for CPW and varies only in terms of the overall etching ratio γ . For the optimized $\gamma = 0.82$, the resonator frequency will be insensitive to a large inter-chip spacing fluctuation.

Appendix F: Theoretical Analysis of Resonator Frequency

In this section, we offer a comprehensive explanation of the theoretical basis for attaining resonator frequency insensitivity to inter-chip spacing variations using the partial etching method implemented in our study.

The resonator frequency is inversely proportional to the square root of the product of capacitance and inductance. Inductance can be categorized into two parts: geometric and kinetic. Since kinetic inductance is significantly smaller than geometric inductance, and there is a notable difference between the geometric inductance in dielectric-facing and metal-facing configurations, we exclude kinetic inductance from our discussion on the optimal etching ratio and the impact of inter-chip spacing variations on resonator frequency. To quantify the effect of chip spacings on the resonator frequency, we utilized the capacitance and inductance formulas for CPW in the flip-chip [16] and plotted the variations of these parameters with inter-chip spacings in Fig. 8(a). The curves show that the resonator capacitance decreases in both configurations as the chip spacing increases. However, in terms of inductance, we

observe that it increases with enlarging chip spacings in the metal-facing configuration, while remaining unaffected by chip spacings in the dielectric-facing scenario. This phenomenon can be attributed to the fact that in the dielectric-facing scenario, the current flows exclusively on the top chip, making the inter-chip spacing irrelevant to the current distribution. Conversely, in the metal-facing configuration where both sides are metallic, the current flow distribution is influenced by the metal presence on both sides.

Upon further analysis, we find that the metal-facing configuration exhibits a higher rate of change in inductance with inter-chip spacings compared to capacitance. As a result, frequency variations in the metal-facing configuration are primarily influenced by inductance, while those in the dielectric-facing configuration are primarily influenced by capacitance. We define the overall etching ratio γ as the length ratio of the dielectric-facing part to the entire length of the CPW. Through analytical calculations, we determine that the optimized value of γ in our design is approximately 0.82, as depicted in Fig. 8(b). This finding aligns with both our electromagnetic simulations and experimentally measured optimal etching ratios.

Data availability The source data for this paper can be requested from the corresponding author with a reasonable justification.

Code availability Codes used in the theoretical calculation are available from the corresponding author on reasonable request.

* These two authors contributed equally to this work.

† shuomingan@tencent.com

- [1] Y. Kim, A. Eddins, S. Anand, K. X. Wei, E. Van Den Berg, S. Rosenblatt, H. Nayfeh, Y. Wu, M. Zaletel, K. Temme, *et al.*, *Nature* **618**, 500 (2023).
- [2] A. G. Fowler, M. Mariani, J. M. Martinis, and A. N. Cleland, *Physical Review A* **86**, 032324 (2012).
- [3] T. D. Ladd, F. Jelezko, R. Laflamme, Y. Nakamura, C. Monroe, and J. L. O’Brien, *nature* **464**, 45 (2010).
- [4] S. Bravyi, O. Dial, J. M. Gambetta, D. Gil, and Z. Nazario, *Journal of Applied Physics* **132**

- (2022).
- [5] B. Foxen, J. Mutus, E. Lucero, R. Graff, A. Megrant, Y. Chen, C. Quintana, B. Burkett, J. Kelly, E. Jeffrey, *et al.*, *Quantum Science and Technology* **3**, 014005 (2017).
 - [6] D. Rosenberg, D. Kim, R. Das, D. Yost, S. Gustavsson, D. Hover, P. Krantz, A. Melville, L. Racz, G. Samach, *et al.*, *npj quantum information* **3**, 42 (2017).
 - [7] W. O’Brien, M. Vahidpour, J. T. Whyland, J. Angeles, J. Marshall, D. Scarabelli, G. Crossman, K. Yadav, Y. Mohan, C. Bui, *et al.*, *arXiv preprint arXiv:1708.02219* (2017).
 - [8] C. Conner, A. Bienfait, H.-S. Chang, M.-H. Chou, É. Dumur, J. Grebel, G. Peairs, R. Povey, H. Yan, Y. Zhong, *et al.*, *Applied Physics Letters* **118** (2021).
 - [9] X. Li, Y. Zhang, C. Yang, Z. Li, J. Wang, T. Su, M. Chen, Y. Li, C. Li, Z. Mi, *et al.*, *Applied Physics Letters* **119** (2021).
 - [10] S. Kosen, H.-X. Li, M. Rommel, D. Shiri, C. Warren, L. Grönberg, J. Salonen, T. Abad, J. Biznárová, M. Caputo, *et al.*, *Quantum Science and Technology* **7**, 035018 (2022).
 - [11] A. Somoroff, P. Truitt, A. Weis, J. Bernhardt, D. Yohannes, J. Walter, K. Kalashnikov, R. A. Mencia, I. V. Vernik, O. Mukhanov, *et al.*, *arXiv preprint arXiv:2303.01481* (2023).
 - [12] B. M. Niedzielski, D. K. Kim, M. E. Schwartz, D. Rosenberg, G. Calusine, R. Das, A. J. Melville, J. Plant, L. Racz, J. L. Yoder, *et al.*, in *2019 IEEE International Electron Devices Meeting (IEDM)* (IEEE, 2019) pp. 31–3.
 - [13] G. J. Norris, L. Michaud, D. Pahl, M. Kerschbaum, C. Eichler, J.-C. Besse, and A. Wallraff, *arXiv preprint arXiv:2307.00046* (2023).
 - [14] D. M. Pozar, *Microwave engineering* (John wiley & sons, 2011).
 - [15] A. Gold, J. Paquette, A. Stockklauser, M. J. Reagor, M. S. Alam, A. Bestwick, N. Didier, A. Nersisyan, F. Oruc, A. Razavi, *et al.*, *npj Quantum Information* **7**, 142 (2021).
 - [16] R. N. Simons, *Coplanar waveguide circuits, components, and systems* (John Wiley & Sons, 2004).
 - [17] P. Duan, Z.-F. Chen, Q. Zhou, W.-C. Kong, H.-F. Zhang, and G.-P. Guo, *Physical Review Applied* **16**, 024063 (2021).
 - [18] K. Rudinger, G. J. Ribeill, L. C. Govia, M. Ware, E. Nielsen, K. Young, T. A. Ohki, R. Blume-Kohout, and T. Proctor, *Physical Review Applied* **17**, 014014 (2022).
 - [19] K. Satzinger, C. Conner, A. Bienfait, H.-S. Chang, M.-H. Chou, A. Cleland, É. Dumur, J. Grebel, G. Peairs, R. Povey, *et al.*, *Applied Physics Letters* **114** (2019).

- [20] S. Takasu, H. Otsuka, N. Yoshihiro, and T. Oku, Japanese Journal of Applied Physics **20**, 25 (1981).
- [21] E. Jeffrey, D. Sank, J. Mutus, T. White, J. Kelly, R. Barends, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, *et al.*, Physical review letters **112**, 190504 (2014).
- [22] J. Y. Mutus, T. C. White, R. Barends, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, E. Jeffrey, J. Kelly, A. Megrant, *et al.*, Applied Physics Letters **104** (2014).
- [23] H.-X. Li, D. Shiri, S. Kosen, M. Rommel, L. Chayanun, A. Nylander, R. Rehammar, G. Tancredi, M. Caputo, K. Grigoras, L. Grönberg, J. Govenius, and J. Bylander, IEEE Trans. Quantum Eng. , 1 (2023).
- [24] A. Blais, A. L. Grimsmo, S. M. Girvin, and A. Wallraff, Reviews of Modern Physics **93**, 025005 (2021).
- [25] C. R. H. McRae, H. Wang, J. Gao, M. R. Vissers, T. Brecht, A. Dunsworth, D. P. Pappas, and J. Mutus, Review of Scientific Instruments **91** (2020).
- [26] Z. K. Mineev, Z. Leghtas, S. O. Mundhada, L. Christakis, I. M. Pop, and M. H. Devoret, npj Quantum Information **7**, 131 (2021).
- [27] J. Majer, J. Chow, J. Gambetta, J. Koch, B. Johnson, J. Schreier, L. Frunzio, D. Schuster, A. A. Houck, A. Wallraff, *et al.*, Nature **449**, 443 (2007).
- [28] N. Holman, D. Rosenberg, D. Yost, J. Yoder, R. Das, W. D. Oliver, R. McDermott, and M. Eriksson, npj Quantum Information **7**, 137 (2021).
- [29] J. Corrigan, B. Harpt, N. Holman, R. Ruskov, P. Marciniak, D. Rosenberg, D. Yost, R. Das, W. D. Oliver, R. McDermott, *et al.*, Physical Review Applied **20**, 064005 (2023).
- [30] E. A. Sete, J. M. Martinis, and A. N. Korotkov, Physical Review A **92**, 012325 (2015).

ACKNOWLEDGMENTS

We express our appreciation to T.Q. Cai for providing the sample box, and to M.C. Dai for offering valuable insights regarding room temperature chip measurements. Furthermore, we acknowledge the dedicated efforts of the electronics team at Tencent Quantum Lab in preparing the room-temperature electronics.

AUTHOR CONTRIBUTIONS

S.M.A. conceptualized the experiment. Chip design and simulation were carried out by S.M.A., T.H.W., J.J.H., and D.F.L. Y.L. was responsible for device fabrication and conducted room temperature measurements. Low-temperature microwave measurements were performed by S.M.A. and D.F.L. Data analysis and manuscript preparation were completed by T.H.W., S.M.A., and Y.L., with contributions from all authors.

COMPETING INTERESTS STATEMENT

The authors declare no competing interests.