default search action
BibTeX records: Yoonjee Nam
@inproceedings{DBLP:conf/vlsic/ChaeCLCYNHLLSSL19,
author = {Kwanyeob Chae and
JongRyun Choi and
Hyungkwon Lee and
Jinho Choi and
Shinyoung Yi and
Yoonjee Nam and
Sangyun Hwang and
Joohyung Lee and
Won Lee and
Kihwan Seong and
Joohee Shin and
Soo{-}Min Lee and
Seokkyun Ko and
Jihun Oh and
Billy Koo and
Sanghune Park and
Jongshin Shin and
Hyungjong Ko},
title = {An 8nm All-Digital 7.3Gb/s/pin {LPDDR5} {PHY} with an Approximate
Delay Compensation Scheme},
booktitle = {{VLSI} Circuits},
pages = {96},
publisher = {{IEEE}},
year = {2019}
}
@inproceedings{DBLP:conf/isscc/LeeOCKKKCNPLKJC17,
author = {Soo{-}Min Lee and
Jihun Oh and
Jinho Choi and
Seokkyun Ko and
Daero Kim and
Kyounghoi Koo and
JongRyun Choi and
Yoonjee Nam and
Sangsoo Park and
Hyungkweon Lee and
Eunsu Kim and
Sukhyun Jung and
Kwanyeob Chae and
SuHo Kim and
Sanghune Park and
Sanghyun Lee and
Sungho Park},
title = {23.6 {A} 0.6V 4.266Gb/s/pin {LPDDR4X} interface with auto-DQS cleaning
and write-VWM training for memory controller},
booktitle = {{ISSCC}},
pages = {398--399},
publisher = {{IEEE}},
year = {2017}
}
@inproceedings{DBLP:conf/esscirc/ChaeCYLJKYNCPL16,
author = {Kwanyeob Chae and
JongRyun Choi and
Shinyoung Yi and
Won Lee and
Sanghoon Joo and
Hyunhyuck Kim and
Hyungkwon Yi and
Yoonjee Nam and
Jinho Choi and
Sanghune Park and
Sanghyun Lee},
title = {A 690mV 4.4Gbps/pin all-digital {LPDDR4} {PHY} in 10nm FinFET technology},
booktitle = {{ESSCIRC}},
pages = {461--464},
publisher = {{IEEE}},
year = {2016}
}
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.