{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:26:47Z","timestamp":1783787207394,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,8,11]],"date-time":"2014-08-11T00:00:00Z","timestamp":1407715200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1218474"],"award-info":[{"award-number":["CCF-1218474"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,8,11]]},"DOI":"10.1145\/2627369.2627605","type":"proceedings-article","created":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T20:13:39Z","timestamp":1406924019000},"page":"141-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["GPUVolt"],"prefix":"10.1145","author":[{"given":"Jingwen","family":"Leng","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yazhou","family":"Zu","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minsoo","family":"Rhu","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meeta","family":"Gupta","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson, Ossining, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,8,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proc. of HPCA","author":"Grochowski E.","year":"2002","unstructured":"E. Grochowski , \" Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proc. of HPCA , 2002 . E. Grochowski et al., \"Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proc. of HPCA, 2002."},{"key":"e_1_3_2_1_2_1","volume-title":"Control techniques to eliminate voltage emergencies in high performance processors,\" in Proc. of HPCA","author":"Joseph R.","year":"2003","unstructured":"R. Joseph , \" Control techniques to eliminate voltage emergencies in high performance processors,\" in Proc. of HPCA , 2003 . R. Joseph et al., \"Control techniques to eliminate voltage emergencies in high performance processors,\" in Proc. of HPCA, 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_4_1","volume-title":"Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor,\" in Proc. of ISSCC","author":"James N.","year":"2007","unstructured":"N. James , \" Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor,\" in Proc. of ISSCC , 2007 . N. James et al., \"Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor,\" in Proc. of ISSCC, 2007."},{"key":"e_1_3_2_1_5_1","volume-title":"Razor: a low-power pipeline based on circuit-level timing speculation,\" in Proc. of MICRO","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , \" Razor: a low-power pipeline based on circuit-level timing speculation,\" in Proc. of MICRO , 2003 . D. Ernst et al., \"Razor: a low-power pipeline based on circuit-level timing speculation,\" in Proc. of MICRO, 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"e_1_3_2_1_8_1","volume-title":"VRSync: characterizing and eliminating synchronization induced voltage emergencies in manycore processors,\" in ISCA","author":"Miller T.","year":"2012","unstructured":"T. Miller , \" VRSync: characterizing and eliminating synchronization induced voltage emergencies in manycore processors,\" in ISCA , 2012 . T. Miller et al., \"VRSync: characterizing and eliminating synchronization induced voltage emergencies in manycore processors,\" in ISCA, 2012."},{"key":"e_1_3_2_1_9_1","volume-title":"Energy eciency benefits of reducing the voltage guardband on the Kepler GPU architecture,\" in Proc. of SELSE","author":"Leng J.","year":"2014","unstructured":"J. Leng , \" Energy eciency benefits of reducing the voltage guardband on the Kepler GPU architecture,\" in Proc. of SELSE , 2014 . J. Leng et al., \"Energy eciency benefits of reducing the voltage guardband on the Kepler GPU architecture,\" in Proc. of SELSE, 2014."},{"key":"e_1_3_2_1_10_1","volume-title":"Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-delivery Network,\" in DATE","author":"Gupta M.","year":"2007","unstructured":"M. Gupta , \" Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-delivery Network,\" in DATE , 2007 . M. Gupta et al., \"Understanding Voltage Variations in Chip Multiprocessors Using a Distributed Power-delivery Network,\" in DATE, 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. of ISPASS","author":"Bakhoda A.","year":"2009","unstructured":"A. Bakhoda CUDA Workloads Using a Detailed GPU Simulator ,\" in Proc. of ISPASS , 2009 . A. Bakhoda et al.,\"Analyzing CUDA Workloads Using a Detailed GPU Simulator,\" in Proc. of ISPASS, 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_13_1","volume-title":"Nov.","author":"Aygun K.","year":"2005","unstructured":"K. Aygun , \" Power Delivery for High-Performance Microprocessors,\" in Intel Technology Journal , Nov. 2005 . K. Aygun et al., \"Power Delivery for High-Performance Microprocessors,\" in Intel Technology Journal, Nov. 2005."},{"key":"e_1_3_2_1_14_1","volume-title":"Impact of power-supply noise on timing in high-frequency microprocessors,\" IEEE Tran. on Advanced Packaging","author":"Laurent M.","year":"2004","unstructured":"M. Laurent , \" Impact of power-supply noise on timing in high-frequency microprocessors,\" IEEE Tran. on Advanced Packaging , 2004 . M. Laurent et al., \"Impact of power-supply noise on timing in high-frequency microprocessors,\" IEEE Tran. on Advanced Packaging, 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"}],"event":{"name":"ISLPED'14: International Symposium on Low Power Electronics and Design","location":"La Jolla California USA","acronym":"ISLPED'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the 2014 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627605","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2627369.2627605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:56:08Z","timestamp":1750229768000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2627369.2627605"}},"subtitle":["modeling and characterizing voltage noise in GPU architectures"],"short-title":[],"issued":{"date-parts":[[2014,8,11]]},"references-count":17,"alternative-id":["10.1145\/2627369.2627605","10.1145\/2627369"],"URL":"https:\/\/doi.org\/10.1145\/2627369.2627605","relation":{},"subject":[],"published":{"date-parts":[[2014,8,11]]},"assertion":[{"value":"2014-08-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}