{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:19:52Z","timestamp":1760080792089,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,21]],"date-time":"2022-10-21T00:00:00Z","timestamp":1666310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,21]]},"DOI":"10.1145\/3573428.3573757","type":"proceedings-article","created":{"date-parts":[[2023,3,15]],"date-time":"2023-03-15T10:43:09Z","timestamp":1678876989000},"page":"1867-1872","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Design and Implementation of Neural Network Accelerated SOC Based on Small RISC-V Processor"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9871-8672","authenticated-orcid":false,"given":"Dexing","family":"Qin","sequence":"first","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1466-9720","authenticated-orcid":false,"given":"Xue","family":"Bai","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7030-3280","authenticated-orcid":false,"given":"Yiliang","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1638-9642","authenticated-orcid":false,"given":"Yendo","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Ocean Information Engineering, Jimei University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,15]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ASICON52560.2021.9620500"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ICIASE45644.2019.9074051"},{"key":"e_1_3_2_1_3_1","first-page":"196","volume":"202","author":"Hansong W.Z.","unstructured":"LIAO Hansong, W.Z., LI Bin, Special Instruction Set Processor for Convolutional Neural Network Based on RISC-V. Computer Engineering, 2021. 47(7): p. 196-204.","journal-title":"Computer Engineering"},{"unstructured":"https:\/\/www.riscv-mcu.com\/article-show-id-526.html. 2020.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","volume-title":"User-level ISA document version 20190608-base-ratified","author":"Asanovic A.W.a.K.","year":"2019","unstructured":"Asanovic, A.W.a.K., The RISC-V instruction set manual volume I: User-level ISA document version 20190608-base-ratified. RISC-V Foundation, 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"doi-asserted-by":"crossref","unstructured":"Li D.Z. H.R. Gong and Y.C. Chang. Implementing RISCV System-on-Chip for Acceleration of Convolution Operation and Activation Function Based on FPGA. in 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). 2018.","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ICSICT.2018.8564810"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/CSNT48778.2020.9115759"},{"key":"e_1_3_2_1_9_1","volume-title":"RISC-V Extensions for Bit Manipulation Instructions. in 2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS).","author":"Koppelmann B.","year":"2019","unstructured":"Koppelmann, B., RISC-V Extensions for Bit Manipulation Instructions. in 2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS). 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/CVPR.2017.690"},{"volume-title":"Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration. in 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP). 2021","author":"Wang S.","unstructured":"Wang, S., Customized Instruction on RISC-V for Winograd-Based Convolution Acceleration. in 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP). 2021","key":"e_1_3_2_1_11_1"}],"event":{"acronym":"EITCE 2022","name":"EITCE 2022: 2022 6th International Conference on Electronic Information Technology and Computer Engineering","location":"Xiamen China"},"container-title":["Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3573428.3573757","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3573428.3573757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:25Z","timestamp":1750182565000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3573428.3573757"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,21]]},"references-count":11,"alternative-id":["10.1145\/3573428.3573757","10.1145\/3573428"],"URL":"https:\/\/doi.org\/10.1145\/3573428.3573757","relation":{},"subject":[],"published":{"date-parts":[[2022,10,21]]},"assertion":[{"value":"2023-03-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}